Express Mail Label No. EL046033084US 10-27-00

# UTILITY PATENT APPLICATION TRANSMITTAL
## (Large Entity)

*(Only for new nonprovisional applications under 37 CFR 1.53(b))*

Docket No.
**BUR9-2000-0157-US1**

Total Pages in this Submission
**4**

JC806 U.S. PTO

**TO THE ASSISTANT COMMISSIONER FOR PATENTS**
**Box Patent Application**
**Washington, D.C. 20231**

Transmitted herewith for filing under 35 U.S.C. 111(a) and 37 C.F.R. 1.53(b) is a new utility patent application for an invention entitled:

**AUTOMATED MULTI-DEVICE TEST PROCESS AND SYSTEM**

JC917 U.S. PTO 09/697364 10/26/00

and invented by:

**Sally S. Botala**
**Dale B. Grosch**
**Donald L. LaCroix**
**Douglas E. Sprague**
**Randolph P. Steel**
**Anthony K. Stevens**

**If a CONTINUATION APPLICATION,** *check appropriate box and supply the requisite information:*

☐ **Continuation** ☐ **Divisional** ☐ **Continuation-in-part (CIP)** of prior application No.: _____

Which is a:

☐ **Continuation** ☐ **Divisional** ☐ **Continuation-in-part (CIP)** of prior application No.: _____

Which is a:

☐ **Continuation** ☐ **Divisional** ☐ **Continuation-in-part (CIP)** of prior application No.: _____

Enclosed are:

**Application Elements**

1. ☒ Filing fee as calculated and transmitted as described below

2. ☒ Specification having 19 pages and including the following:

   a. ☒ Descriptive Title of the Invention
   b. ☐ Cross References to Related Applications *(if applicable)*
   c. ☐ Statement Regarding Federally-sponsored Research/Development *(if applicable)*
   d. ☐ Reference to Microfiche Appendix *(if applicable)*
   e. ☒ Background of the Invention
   f. ☒ Brief Summary of the Invention
   g. ☒ Brief Description of the Drawings *(if drawings filed)*
   h. ☒ Detailed Description
   i. ☒ Claim(s) as Classified Below
   j. ☒ Abstract of the Disclosure

# UTILITY PATENT APPLICATION TRANSMITTAL
## (Large Entity)

*(Only for new nonprovisional applications under 37 CFR 1.53(b))*

| Docket No. |
|---|
| BUR9-2000-0157-US1 |
| Total Pages in this Submission |
| 4 |

**Application Elements (Continued)**

3. ☒ Drawing(s) *(when necessary as prescribed by 35 USC 113)*
   - a. ☒ Formal — Number of Sheets 1
   - b. ☐ Informal — Number of Sheets _____

4. ☒ Oath or Declaration
   - a. ☒ Newly executed *(original or copy)* ☐ Unexecuted
   - b. ☐ Copy from a prior application (37 CFR 1.63(d)) *(for continuation/divisional application only)*
   - c. ☒ With Power of Attorney ☐ Without Power of Attorney
   - d. ☐ *DELETION OF INVENTOR(S)*
     Signed statement attached deleting inventor(s) named in the prior application, see 37 C.F.R. 1.63(d)(2) and 1.33(b).

5. ☐ Incorporation By Reference *(usable if Box 4b is checked)*
   The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.

6. ☐ Computer Program in Microfiche *(Appendix)*

7. ☐ Nucleotide and/or Amino Acid Sequence Submission *(if applicable, all must be included)*
   - a. ☐ Paper Copy
   - b. ☐ Computer Readable Copy *(identical to computer copy)*
   - c. ☐ Statement Verifying Identical Paper and Computer Readable Copy

**Accompanying Application Parts**

8. ☒ Assignment Papers *(cover sheet & document(s))*

9. ☐ 37 CFR 3.73(B) Statement *(when there is an assignee)*

10. ☐ English Translation Document *(if applicable)*

11. ☐ Information Disclosure Statement/PTO-1449 ☐ Copies of IDS Citations

12. ☐ Preliminary Amendment

13. ☒ Acknowledgment postcard

14. ☒ Certificate of Mailing
    ☐ First Class ☒ Express Mail *(Specify Label No.):* EL046033084US

# UTILITY PATENT APPLICATION TRANSMITTAL
## (Large Entity)

*(Only for new nonprovisional applications under 37 CFR 1.53(b))*

| Docket No. |
| --- |
| BUR9-2000-0157-US1 |
| Total Pages in this Submission |
| 4 |

**Accompanying Application Parts (Continued)**

15. ☐ Certified Copy of Priority Document(s) *(if foreign priority is claimed)*

16. ☐ Additional Enclosures *(please identify below):*

**Request That Application Not Be Published Pursuant To 35 U.S.C. 122(b)(2)**

17. ☐ Pursuant to 35 U.S.C. 122(b)(2), Applicant hereby requests that this patent application not be published pursuant to 35 U.S.C. 122(b)(1). Applicant hereby certifies that the invention disclosed in this application has not and will not be the subject of an application filed in another country, or under a multilateral international agreement, that requires publication of applications 18 months after filing of the application.

***Warning***

***An applicant who makes a request not to publish, but who subsequently files in a foreign country or under a multilateral international agreement specified in 35 U.S.C. 122(b)(2)(B)(i), must notify the Director of such filing not later than 45 days after the date of the filing of such foreign or international application. A failure of the applicant to provide such notice within the prescribed period shall result in the application being regarded as abandoned, unless it is shown to the satisfaction of the Director that the delay in submitting the notice was unintentional.***

# UTILITY PATENT APPLICATION TRANSMITTAL
## (Large Entity)

*(Only for new nonprovisional applications under 37 CFR 1.53(b))*

| Docket No. |
|---|
| **BUR9-2000-0157-US1** |
| Total Pages in this Submission |
| **4** |

**Fee Calculation and Transmittal**

**CLAIMS AS FILED**

| For | #Filed | #Allowed | #Extra | | Rate | Fee |
|---|---|---|---|---|---|---|
| **Total Claims** | 18 | - 20 = | 0 | x | $18.00 | $0.00 |
| **Indep. Claims** | 3 | - 3 = | 0 | x | $80.00 | $0.00 |
| **Multiple Dependent Claims (check if applicable)** ☐ | | | | | | $0.00 |
| | | | | | **BASIC FEE** | $710.00 |
| **OTHER FEE** *(specify purpose)* _____ | | | | | | $0.00 |
| | | | | | **TOTAL FILING FEE** | $710.00 |

☐ A check in the amount of to cover the filing fee is enclosed.

☒ The Commissioner is hereby authorized to charge and credit Deposit Account No. **09-0456** as described below. A duplicate copy of this sheet is enclosed.

- ☒ Charge the amount of **$710.00** as filing fee.
- ☒ Credit any overpayment.
- ☒ Charge any additional filing fees required under 37 C.F.R. 1.16 and 1.17.
- ☐ Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of Allowance, pursuant to 37 C.F.R. 1.311(b).

Dated: 10/26/00

Rich Kotulak
*Signature*

**Richard M. Kotulak**
**Registration No. 27,712**
**International Business Machines Corporation**
**Intellectual Property Law - Mail 972E**
**1000 River Street**
**Essex Junction, Vermont 05452**

**Phone: (802)769-4457**

cc:

# APPLICATION

# FOR

# UNITED STATES LETTERS PATENT

APPLICANT NAME: Sally S. Botala
Dale B. Grosch
Donald L. LaCroix
Douglas E. Sprague
Randolph P. Steel
Anthony K. Stevens

TITLE: AUTOMATED MULTI-DEVICE TEST PROCESS AND SYSTEM

DOCKET NO.: BUR9-2000-0157-US1

## INTERNATIONAL BUSINESS MACHINES CORPORATION

Express Mail Label: EL046033084US

# Automated Multi-Device Test Process and System

## *Background of the Invention*

In today's microelectronics test environment, there is always increasing focus on reducing test time and cost as well as increasing throughput at both the wafer level and module level test. One of the areas of test that has recently become more popular in addressing these concerns is that of testing multiple devices in parallel (hereinafter referred to as "multi-DUT testing"). The idea with multi-DUT testing is that during the test for a single device, the tester you are using may have unused pins just sitting there idle. With multi-DUT testing these unused pins are programmed to test one or more identical devices in parallel with the original device being tested. Multi-DUT testing can drastically reduce test time and cost, while significantly increasing throughput of the existing installed tester base.

This is all well and good, but multi-DUT testing is not without problems. Many challenges exist in implementing multi-DUT testing for a particular device into a manufacturing environment. Below is a list of the challenges involved:

1. Generating a multi-DUT program is an error prone, manually intensive and time consuming task which generally can be justified only for high volume parts.
2. Fairly complex issues arise for multi-DUT testing with regards to test execution flow and datalogging.
3. Generally, automated test equipment (hereinafter referred to as "ATE") vendors do not provide multi-DUT hardware or software support. The ones that do, many times impose various limitations with their solution which prevent their support from being a viable alternative. Limitations include such things as restricting pin allocations for each of the

multiple devices to certain banks of pins. Also, limitations on the structure of the tests, serial or parallel execution of tests, as well as robust test program flow can severely hinder the use of an ATE solution. In the "real world" of test, flexibility and tester programmability are extremely important.

As a result of these problems, multi-DUT cannot be realized in many cases due to the cost of implementation as well as restrictions imposed by the ATE hardware/software. Hence, the need for this invention.

## *Summary of the Invention*

This invention is a methodology for incorporating multi-DUT test program generation, execution, and datalogging into a manufacturing environment. An object of this invention is to have little or no impact to the surrounding processes and data flow in that environment.

The invention includes an automated process from generation of the test program to datalogging of the test results for multi-DUT. This provides the structure required to realize multi-DUT test in a more pervasive way than in the past. This helps eliminate errors and noticeably reduces the development time of implementing multi-DUT for a particular device.

The invention builds the multi-DUT test program, pattern, and datalogging outside the domain of the ATE tester hardware and software. This allows for multi-DUT testing to be implemented on virtually any tester whether or not that tester provides any kind of multi-DUT support. This alleviates many restrictions imposed by ATE software and hardware.

The invention provides total flexibility of multi-DUT pin allocations across the available tester pin set. This alleviates wiring constraint problems in designing front end hardware DIBs for a given device. This allows for maximum utilization of tester pins to test the most DUTs possible.

The invention accomplishes this by providing a method for automatically generating a test environment for testing a plurality of DUTs in a test system, comprising the steps of: mapping the plurality of DUTs into pins of the tester system to create pin data; inputting into a test program generator pattern data, generic test program rules and the pin data; generating a multi-DUT test program and multi-DUT pattern data; and controlling the test system through the test program.

## *Brief Description of the Drawings*

FIG. 1 is a flow diagram depicting the system environment and process used by this invention.

## *Detailed Description of the Invention*

FIG. 1 is a flow diagram depicting the system environment and process used by this invention. An important piece of the invention is that the multi-DUT test program and patterns are generated automatically. An automated approach provides the structure required to integrate all the components of this process. The software to provide this automation is called the Test Program Generator and is shown as block 2 in Fig.1. The Test Program Generator takes as input: Pin Data 4, Pattern Data 6, and Generic Test Program Generator Rules 8. These inputs are stored in storage areas accessible to the Test Program Generator 2.

Pin Data 4 is the only data in this process that contains the definition of the total number of devices under test (hereinafter referred to as "DUTs") to be tested as well the product pin to tester pin mappings for each of the DUTs. Pin Data 4 must be developed for each device for which multi-DUT test needs to be implemented. In the case of FIG. 1, there are four DUTs. There is no restriction on which product pin maps to which tester pin in the test system 20. This allows the front end hardware designer flexibility in the wiring layout of the device interface board which is used in the tester. Also, this allows for maximum utilization of tester pins. The Test Program Generator software uses the DUT definitions and pin mappings in the Pin Data to automatically generate all pin declarations and pinlists in the final test program. By default each

pinlist is written out in parallel form. Additionally, within the TPG rules a test engineer can optionally specify a serial pinlist output into the test program. When accessing the pinlist using this form, all the pins across all the DUTs are accessed for the list of pins specified. For instance, if we had a pinlist which was to access all output pins then the parallel form of this pinlist would access all output pins on all DUTs. The second form is a serial version of the pinlists. Accessing the serial versions of pinlists will access only the requested DUT's pins for that pinlist. Having both single and parallel versions of the pinlists provides the necessary building blocks for total flexibility in designing each test within the full test program. It allows tests to be constructed to access each of the DUTs in parallel, serially, or a mix of both.

Table 1 below illustrates the mapping for a sample of signal pins for the case where two devices are under test.

Table 1

```
// File:    Pin Data
// Description: Pin Data maps chip pad to tester channel
//

//=============================================================================/
//|    CHANNEL| CHANNEL| CHIP PAD |
//=============================================================================/
FIELDS=CHANNEL, CHANNEL, CHIP_PAD,
       005    , 006    , AW15    ,
       007    , 008    , AQ21    ,
       009    , 010    , AJ23    ,
       011    , 012    , AA15    ,
       015    , 016    , AS23    ,
       019    , 020    , AC07    ,
       021    , 022    , AU01    ,
```

As illustrated in Table 1 there are two devices, each one with its own set of "channels". One DUT has odd number channels, the second DUT the even number channels. CHIP_PAD is the pin on the DUT that correlates to the pins in the pattern data.

Pattern Data 6 is an additional input to the Test Program Generator. The Pattern Data describes the various pattern vectors and scan patterns 5 to be applied to the DUT. Using Pin Data , the

Test Program Generator 2 replicates the Pattern Data for each of the DUT definitions and pin mappings. This results in pattern data coming out of the Test Program Generator which will apply pattern vectors to all DUTs in parallel as illustrated in block 10. Many ATE testers provide pattern memory on a per-pin basis. For this type of pattern memory it is not a problem replicating the pattern data for each of the specified DUT's because this would not decrease the total vector depth of the tool. In addition, some ATE testers provide vector memory which is managed separately from any specific pin vector memory.

For example, in scan-based testing, a separate scan memory may be provided by the ATE. Many times, this memories' depth is dependent upon it's configured width. It would be very prohibitive to replicate the scan pattern data thereby decreasing the total scan vector depth. In this case, the Test Program Generator software must not replicate the scan pattern data but rather enable the sharing of the first DUT's scan pattern data out to all the other DUT's for optimum tester resource utilization.

Table 2 below is pseudo code illustrating how to scan pattern data is shared in an Advantest Tester.

Table 2

```
//*****************************************************************************
//** SCAN CLASS
//*****************************************************************************
class SCAN {

private:
  MW          pds
  int         scpgPatA (0x61940000)
  int         scpgPatB (0x61944000)
  Array<int> scanPinIndex[numDUTs]
  Array<int> scanPins[numDUTs][numScanPins]

public:
  void setScanPin(int pin, ...) {
    for (int i=0; i<numPins; i++) {
      scanPins[i][scanPinIndex[i]++] = pin;
    }
  }
```

```
  void loadScanPins() {
    for (int i=0; i<numScanPins; i++) {
      for (int j=1; j<numDUTs; j++) {

pds.Set(scpgPatA+((scanPins[j,i]-1)*4),pds.Get(scpgPatA+((scanPins[0,i]-1)*4))
);

pds.Set(scpgPatB+((scanPins[j,i]-1)*4),pds.Get(scpgPatB+((scanPins[0,i]-1)*4))
);
      }
    }
  }

}; // end SCAN

SCAN scan;

scan.setScanPin(15,16);  // DUT1 channel 15, DUT2 channel 16
scan.setScanPin(5,6);    // DUT1 channel 5,  DUT2 channel 6
scan.setScanPin(9,10);   // DUT1 channel 9,  DUT2 channel 10
scan.setScanPin(19,20);  // DUT1 channel 19, DUT2 channel 20
scan.setScanPin(11,12);  // DUT1 channel 11, DUT2 channel 12
scan.setScanPin(21,22);  // DUT1 channel 21, DUT2 channel 22
```

The table again is describing the situation where two DUTs are under test, DUT1 and DUT2. Fundamentally, it is creating a mapping of parallel pins to their counterparts on DUT1. If you had a DUT 3 you would simply be adding the corresponding channel in DUT3 to the list.

Generic Test Program Generator Rules 8 are used to describe the structure of each of the tests to be applied, the integration of the Pattern Data, the datalogging to be done for each test, and the flow control of the entire test program. What the Generic Test Program Generator Rules do not contain, is any "hard-coded" test constructs specific to a particular device. Rather, they are a device-independent description of the test program. The generic nature of these rules describing the test program allows for a single set of rules to be developed and used for an entire technology or family of devices.

These Generic Test Program Generator Rules 8 enable the multi-DUT testing of this invention. The necessary constructs are embedded in the rules to address the various issues with regards to multi-DUT testing. For instance, these rules contain the description of each individual test to be

applied to the device. Within these defined tests, the application of the test is done by interfacing to the multiple devices in either a parallel or serial manner. This is done on a test-by-test basis.

Table 3 below describes the rules in code form that enable Multi-DUT testing.

Table 3

```
//-------------------------------------------------------------
// Function to declare some simple pingroups required for setups
//-------------------------------------------------------------
void pingroups() {
 $PINGROUP { var=inPins;       arg=PINUSE(I);                    }
 $PINGROUP { var=outPins;      arg=PINUSE(O,OH);                 }
 $PINGROUP { var=clkPins;      arg=CLKTYPE(A,B,BC,C);            }
 // Pingroup dimensioned by DUT to enable serial testing
 $PINGROUP { var=contactPins;  arg=PINUSE;           dim=BYDUT; }
} // end pingroups()

//-------------------------------------------------------------
// Function to implement contact test (serial)
//-------------------------------------------------------------
void contact(INLEVELS icorner, TIMINGS tcorner) {
  $WRITE { fid=TPP; }

  setupParametricVoltageMeasurement();

FOR_EACH_SITE

  // Define pins to be measured
  measureVm.pinlist(contactPins[CTE_currentsite]);

  // Setup pins to be measured
  setupPins(contactPins[CTE_currentsite],icorner,tcorner)

  // Execute test
  measureVm.Exec();
  if (getResult() == FAIL) {
    sortData.set (CTE_head, CTE_currentsite, CTE_category);
    LOG_M_PIN_ISVM(measureVm,measureVmLimits,contactPins[CTE_currentsite]);
  }

END_EACH_SITE

  $ENDWRITE

} // end contact()

//-------------------------------------------------------------
// Function to implement functional test (parallel)
```

```
//-------------------------------------------------------------
void func_test(INLEVELS icorner, OUTLEVELS ocorner, TIMINGS tcorner) {

  $WRITE { fid=TPP; }

  setupPowerSupplies();
  setupPins(inPins, icorner,tcorner);
  setupPins(outPins,ocorner,tcorner);



  scan.loadScanPins();  // load shared scan
  MEASLPAT.Exec();      // execute test
  if(getResult() == FAIL) {
     DataLog.getFailSites(MEASLPAT);
     sortData.setFailSites (CTE_head, CTE_category);

     log_Functional(MEASLPAT);
  }

} // end func_test(in_corner,out_corner,tim_corner)


//-------------------------------------------------------------
// PNPmain function
//-------------------------------------------------------------
void  PNPmain() {

  pingroups();            // setup pinlists

  //-------------------------------------------------------------
  // Test: Contact
  //-------------------------------------------------------------
  $MTAS { id=contact;  desc=MDC Contact;          category=VOLT1;       }
    contact();
  $ENDMTAS

  //-------------------------------------------------------------
  // Test: Functional (nominal)
  //-------------------------------------------------------------
  $MTAS { id=func_nom; desc=functional (nominal); category=FUNCSECTION; }
    $TEST { patset=func; patopts=opts_dbm; test=func_test(I_NOM,O_NOM,T_NOM);
}
  $ENDMTAS

  //-------------------------------------------------------------
  //  RUN TIME TAS DEFINITIONS
  //-------------------------------------------------------------
  $RTASDEF{name=CNTC; desc=CONTACT TAS;}
    $RTAS{id=contact;    sone=1;   emode=BYTEST;    dmode=FAILS; }
  $ENDRTASDEF

  $RTASDEF{name=ENG; desc=ENGINEERING TAS;}
    $RTAS{id=contact;    sone=1;   emode=BYDEVICE;  dmode=NONE;  }
```

```
    $RTAS{id=func0_nom;  sone=1;   emode=BYDEVICE;  dmode=NONE;  }
  $ENDRTASDEF

  #include "ctewin" // tester controller software

} // end PNPmain
```

The generic rules provide for a setup function for the pin groups, for serial testing and parallel testing, as well as some general rules.

These Generic Test Program Generator Rules 8 are read in by the Test Program Generator software 2 (which is C++ code) along with the device-specific Pin Data 4 and Pattern Data 6. The resulting output is a device-specific Multi-DUT Test Program 14 and Pattern Data 10. Built into the Multi-DUT Test Program 14 is the flow control which was specified in the Generic Test Program Generator Rules 8 but with the hooks into the Tester Controller software to coordinate the complexities of flow control related to testing multiple devices at the same time.

Table 4 below includes the output control flow mechanism. This illustrates how it is used to control the tester 20 which is comprised of tester software 22 and hardware 24. The specific Multi-DUT Test Program is being applied to the two DUTs shown in Table 1 to illustrate how Pin Data 4 and Generic Test Program Generator Rules 8 are used.

Table 4

```
//-----------------------------------------
//   Pinlist definitions
//-----------------------------------------
ARRAY<PINLIST> ALLPINS(3) ; // Required for datalogging
ALLPINS[0].define(P005, P006, P007, P008, P009, P010, P011, P012, P015, P016,
                  P019, P020, P021, P022);
ALLPINS[1].define(P005, P007, P009, P011, P015, P019, P021);
ALLPINS[2].define(P006, P008, P010, P012, P016, P020, P022);

ARRAY<PINLIST> ALLPINS_XREF(3) ; // Required for datalogging
ALLPINS_XREF[0].define(P005, P005, P007, P007, P009, P009, P011, P011, P015,
P015, P019, P019, P021, P021);
ALLPINS_XREF[1].define(P005, P007, P009, P011, P015, P019, P021);
```

```
ALLPINS_XREF[2].define(P005, P007, P009, P011, P015, P019, P021);

PINLIST clkPins.define(P007,P008);
PINLIST inPins.define(P005,P006,P007,P008,P009,P010,P015,P016);
PINLIST outPins.define(P011,P012,P019,P020,P021,P022);

ARRAY<PINLIST> contactPins(3);
contactPins[0].define(P005,P006,P007,P008,P009,P010,P011,P012,P015,P016,P019,P
020,P021,P022);
contactPins[1].define(P005,P007,P009,P011,P015,P019,P021);
contactPins[2].define(P006,P008,P010,P012,P016,P020,P022);

//-----------------------------------------
//   Contact test (serial implementation)
//-----------------------------------------
int contact(INLEVELS icorner, TIMINGS tcorner) {

  setupParametricVoltageMeasurement();



  for (CTE_currentsite=1; CTE_currentsite<MAX_SITES; CTE_currentsite++) {
    if (activeSites.getSiteStatus(0,CTE_currentsite)) {

      // Define pins to be measured
      measureVm.pinlist(contactPins[CTE_currentsite]);

      // Setup pins to be measured
      setupPins(contactPins[CTE_currentsite],icorner,tcorner)

      // Execute test
      measureVm.Exec();
      if (getResult() == FAIL) {
      sortData.set (CTE_head, CTE_currentsite, CTE_category);
TDS_rc=dataLog.logMPinISVM(measureVm,measureVmLimits,contactPins[CTE_currentsi
te]);
      }

    }
     return TDS_rc;
  }

}
p_contact.Set(contact);

//-----------------------------------------
//   Functional test (parallel implementation)
//-----------------------------------------
int func_nom(INLEVELS icorner, OUTLEVELS ocorner, TIMINGS tcorner) {

  setupPowerSupplies();
  setupPins(icorner,ocorner,tcorner);

  scan.loadScanPins();   // load shared scan
```

```
  MEASLPAT.Exec();       // execute test
  if(getResult() == FAIL) {
     dataLog.getFailSites(MEASLPAT);
     sortData.setFailSites (CTE_head, CTE_category);
     dataLog.logFunctional(MEASLPAT);
  }

  return TDS_rc;
}
p_func_nom.Set(func_nom);

//*****************************************************************************
//** Test Definitions
//*****************************************************************************
TDS_mtas.add(0,p_contact,"contact",0,VOLT1);
TDS_mtas.add(1,p_func_nom,"func_nom",1,FUNCSECTION);

//*****************************************************************************
//** Test Sequence Definitions
//*****************************************************************************
TDS_RTAS CNTC;
CNTC.add("contact",1,dmode_FAILS,emode_BYTEST);    // MDC Contact

TDS_RTAS ENG;
ENG.add("contact",1,dmode_NONE,emode_BYDEVICE);    // MDC Contact
ENG.add("func_nom",1,dmode_NONE,emode_BYDEVICE);   // functional (nominal)



void main() {
  switch (jobRunStatus) {
    case eENGINEERING_MODE:
      dataLog.setEngMasks(CTE_head0,3);  // Set bit mask of sites to test
      ENG.exec();                        // Execute ENG test sequence
      break;
    case eCONTACT_TEST:
      dataLog.setEngMasks(CTE_head0,3);  // Set bit mask of sites to test
      CNTC.exec();                       // Execute CNTC test sequence
      break;
  }
}  //end of main
```

As is illustrated in Table 4, the Multi-DUT Test Program provides the specific implementation for actual DUTs that are tested together. These include the actual pin lists, parallel and serial tests. Note that the tests by default are run in parallel on all devices. Under test circumstances where current limitations exist or for certain measurements the test will run serially by looping through the then active DUTs or as identified in the Multi-DUT Test Program, the "activeSite" under test.

Also, the resulting Multi-DUT Test Program 14 contains calls to Tester Controller software 26 to datalog test results. A key point to make here is that the Multi-DUT Test Program 14 and Pattern Data 10 appear to ATE Tester hardware and software system 20 as a simple single-DUT test. All the multi-DUT controls are provided outside of the ATE environment.

Tester Controller software 26 runs in conjunction with the executing Multi-DUT Test Program 14 to apply the requested test program flow control and datalogging of results. For flow control, flags are used to indicate active and inactive DUTs. These flags are used by the Multi-DUT Test Program to determine which test to run next as well as if any inactive DUTs need to be masked out. For datalogging, the Tester Controller software accepts datalog calls from the executing Multi-DUT Test Program. It then takes the datalog results for all DUTs and splits it out into individual DUT datalog results shown as 28 in FIG 1. Pin data logged for DUT's 2,3 and 4 are normalized back to the associated DUT 1 pins to preserve fail data relative to Dut 1. Producing individual DUT datalog results completes the multi-DUT testing flow and from that point on in the manufacturing environment the data is applied in a normal fashion.

The following is some sample code, that shows how the invention logs functional fails for each DUT. There are three pieces of code, the first one, Table 5, is the log functional call, the second, Table 6 shows how fail sites are obtained, and the third, Table 7, shows how failing pins are assigned to the DUT.

Below is some sample code of the log functional call:

Table 5

```
int sampleLogFunctional()
{
 ----Setup DFM and execute your measure lpat----
 if (FAIL==????)
 {
```

```
    dataLog.getFailSites(MEASLPAT);
    sortData.setFailSites(CTE_head0,CTE_category);
    if ((TDS_rc = dataLog.logFunctional(MEASLPAT)) == -1) { return TDS_rc; }
   }
  }
 return TDS_rc;
}
```

The getFailSites is how the invention determine which sites had fails and use data for sorting (binning) before collecting the fails for data logging. The ALLPINS array holds the all the pins in the first element. Site one pins are held in the second element, index of 1, and so on for each site. Table 6 below is some sample code for determining which sites had fails from an Advantest tester:

Table 6

```
void getFailSites(MEASURE_FT & ftname)
{
  int num_of_lpins = 0;
  int templpin;



  //***********************************************
  // Set the failSites to zero
  //***********************************************
  failSites.setSiteMask(CTE_head0,0);

  //***********************************************
  // Loop thru pins to catch fails
  //***********************************************
  for (int site = 1; site < MAX_SITES; site++)
  {
   if (1 == activeSites.getSiteStatus(CTE_head0,site))
   {
    num_of_lpins = ALLPINS[site].length();

    for (int pin = 1; pin <= num_of_lpins; pin++)
```

```
        {
         templpin = ALLPINS[site].define_read(pin)&0xffff;
         DUMMY.define(templpin,1);
         if (1 == ftname.Get_Pinresult(1,DUMMY))
         {
            failSites.setSite(CTE_head0,site);
            break;
         }
        }
       }
      }

     return;
    }
```

The following sample code from logFunctional, shows where we determine the DUT for a failing pin while we are collecting results for data logging:

Table 7

```
    //***********************************************
    // Only use sites that are active and have failed
    //***********************************************
    for (site=1; site<=MAX_SITES; site++)
    {
      if ((1 == activeSites.getSiteStatus(CTE_head0,site)) &&
         (1 == failSites.getSiteStatus(CTE_head0,site)))
      {
         num_of_lpins=ALLPINS[site].length();

         for (pinresi=1; pinresi<=num_of_lpins; pinresi++)
         {
          logpin=ALLPINS[site].define_read(pinresi)&0xffff;
          xrefpin=ALLPINS_XREF[site].define_read(pinresi)&0xffff;
          DUMMY.define(logpin,1);
          Pinresult=ftname.Get_Pinfail(1,faili,DUMMY);
...code left out here...
```

In the foregoing detailed description, the system and method of the present invention has been

described with reference to specific exemplary embodiments thereof. However, it will be evident that various modifications and changes may be made thereto without departing from the broader spirit and scope of the present invention. The specification, figures, and tables are accordingly regarded as illustrative rather than restrictive.

What is claimed is:

1. A method for automatically generating a test environment for testing a plurality of DUTs in a test system, comprising the steps of:

mapping the plurality of DUTs into pins of the tester system to create pin data;
inputting into a test program generator pattern data, generic test program rules and the pin data;
generating a multi-DUT test program and multi-DUT pattern data; and
controlling the test system through the test program.

2. The method of claim 1 also comprising the step of generating functional fail data for each DUT.

3. The method of claim 1 wherein the multi-DUT test program makes a plurality of DUTs appear as a single DUT.

4. The method of claim 1 wherein test program generation occurs independently from tester software.

5. The method of claim 1 wherein the mapping of the plurality of DUTs to the tester system pins occurs independently of restrictions imposed by the test system.

6. The method of claim 5 also comprising the step of interfacing to a generic device interface board based on channel assignments created in the mapping step.

7. An automated test system which generates test results for a plurality of DUTs using one tester, which automated test system comprises.
a pin data storage area which contains pin data which maps the plurality of DUTs into pins of the

tester system;

a pattern data storage area,
a generic program rules storage area;
a test program generator which takes as input the pin data, pattern data and generic program rules;
a multi-DUT test program which is generated by the test program;
a multi-DUT pattern data storage area generated by the the test program;
a tester containing a plurality of DUTs that has an input from the multi-DUT pattern data and is controlled by the multi-DUT test program.

8. The automated test system of claim 7 which also comprises a storage area for receiving fail data for each of the plurality of DUTs.

9. The automated test system of claim 7 where the multi-DUT pattern data is input into the tester in either serial or parallel form.

10. The automated test system of claim 7 where the multi-DUT pattern data appears to the tester as a pattern data from a single DUT.

11. The automated test system of claim 7 where pin data in the pin data storage area is mapped in a manner that would violate tester pin restrictions.

12. The automated test system of claim 7 also comprise a generic device interface board that is mapped to the tester according to the pin data.

13. A program storage device readable by automated test system, tangibly embodying a program of instructions executable by the automated test system to perform method steps for automatically

generating a test environment for testing a plurality of DUTs in a tester, said method steps comprising:

mapping the plurality of DUTs into pins of the tester system to create pin data;

inputting into a test program generator pattern data, generic test program rules and the pin data;

generating a multi-DUT test program and multi-DUT pattern data; and

controlling the tester through the test program.

14. The program storage device of claim 13 wherein the method also comprises the step of generating functional fail data for each DUT.

15. The program storage device of claim 13 wherein the multi-DUT test program makes a plurality of DUTs appear as a single DUT.

16. The program storage device of claim 13 wherein test program generation occurs independently from tester software.

17. The program storage device of claim 13 wherein the mapping of the plurality of DUTs to tester system pins occurs independently of restrictions imposed by the test system.

18. The program storage device of claim 13 wherein the multi-DUT test patterns are provided to the tester in both serial and parallel form.

# Automated Multi-Device Test Process and System

## Abstract

A method, system and software for automatically generating a test environment for testing a plurality of devices (DUTs) under test in a test system. The multiple devices are tested by mapping the plurality of DUTs into pins of the tester system to create pin data; inputting into a test program generator pattern data, generic test program rules and the pin data; generating a multi-DUT test program and multi-DUT pattern data; and controlling the test system through the test program. The resulting fail data is then logged to each DUT.

Fig 1


Pattern Data
Generic TPG Rules
Pin Data
100X
10PX
11
01
10
5
6
8
DUT 1
DUT 2
DUT 3
DUT 4
4
Contact Test...
Shorts Test...
IDD Test...
Datalog()
Scan Test...
Datalog()
Test Program Generator S/W
2
Multi-DUT Test Program
Multi-DUT Pattern Data
Pinlist A[0]=p1,p5,p9,p13; // All DUTs
Pinlist A[1]=p1; // DUT #1
Pinlist A[2]=p5; // DUT #2
Pinlist A[3]=p9; // DUT #3
Pinlist A[4]=p13; // DUT #4
...
// --- Contact Test ---
ForEachDut d=1..4
Contact Test A[d],B[d],C[d],D[d]
End
// --- Shorts Test ...
ForEachDut d=1..4
Shorts Test A[d],B[d],C[d],D[d]
End
// --- IDD Test ...
ForEachDut d=1..4
Setup A[d],B[d],C[d],D[d]
IDD Measure VDD[d] --> idd
Datalog(IDD,idd,d);
End
// --- Scan Test ---
Setup A[0],B[0],C[0],D[0]
Run Scan Patterns
If (fail) Datalog(Scan)
...
14
100X100X100X100X
10PX10PX10PX10PX
11 11 11 11
01 01 01 01
10 10 10 10
10
18
22
20
ATE Tester S/W
26
Tester Controller S/W
Tester
24
28
Fail Data
DUT #1
DUT #2
DUT #3
DUT #4

# Declaration and Power of Attorney for Patent Application

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name; I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

**AUTOMATED MULTI-DEVICE TEST PROCESS AND SYSTEM**

the specification of which (check one)

[X] is attached hereto.

[ ] was filed on _____ as Application Serial No. _____ and was amended on _____

I hereby state that I have reviewed and understand the contents of the above- identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the patentability of this application in accordance with Title 37, Code of Federal Regulations, §1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s):

| Number | Country | Day/Month/Year | Priority Claimed |
|---|---|---|---|

I hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose information material to the patentability of this application as defined in Title 37, Code of Federal Regulations, §1.56 which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

Prior U.S. Applications:

| Serial No. | Filing Date | Status |
|---|---|---|

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

As a named inventor, I hereby appoint the following attorneys and/or agents to prosecute this application and transact all business in the Patent and Trademark Office connected therewith: **Mark F. Chadurjian, Reg. No. 30,739; Richard A. Henkler, Reg. No. 39,220; Richard M. Kotulak, Reg. No. 27,712; James M. Leas, Reg. No. 34,372; William D. Sabo, Reg. No. 27,465; Eugene I. Shkurko, Reg. No. 36,678; Robert A. Walsh, Reg. No. 26,516; Howard J. Walter, Jr., Reg. No. 24,832; Christopher A. Hughes, Reg. No. 26,914; Edward A. Pennington, Reg. No. 32,588; John E. Hoel, Reg. No. 26,279 and Joseph C. Redmond, Jr., Reg. No. 18, 753.**

Send all correspondence to:

IBM Corporation
Intellectual Property Law Dept. 972E
1000 River Road
Essex Junction, VT 05452

Direct Telephone Calls to: Richard M. Kotulak (802) 769-4457

(1) Inventor: Sally S. Botala

Signature: Sally S Botala Date: 10/26/00

Residence: ~~356 Plains Road, Westford, VT 05494~~ 249 COLONIAL DR, COLCHESTER, VT 05446

Citizenship: USA

Post Office Address: ~~PO Box 67, Westford, VT 05494-0067~~ Same as Residence

(2) Inventor: Dale B. Grosch

Signature: Dale B Grosch Date: 10/26/00

Residence: 128 South Crest, Burlington, VT 05401

Citizenship: USA

Post Office Address: PO Box 5052, Essex Junction, VT 05453

(3) Inventor: Donald L. LaCroix

Signature: Donald L LaCroix Date: 10/26/2000

Residence: 62 Sawmill Road, Jericho, VT 05465

Citizenship: USA

Post Office Address: Same as residence.

(4) Inventor: Douglas E. Sprague

Signature: Douglas E Sprague Date: 10/26/2000

Residence: 43 Meadow Drive, Jericho, VT 05465

Citizenship: USA

Post Office Address: Same as residence.

(5) Inventor: Randolph P. Steel

Signature: Randolph P. Steel Date: 10/26/00

Residence: 11 Sage Circle, Essex Junction, VT 05452

Citizenship: USA

Post Office Address: Same as residence.

(6) Inventor: Anthony K. Stevens

Signature: _____ Date 10/26/00

Residence: 611 Pleasant Valley Road, Underhill, VT 05489

Citizenship: USA

Post Office
Address: PO Box 8046, Essex, VT 05451